

The mystery of the Z^2 -FET 1T-DRAM memory

M. Bawedin¹, H. El Dirani^{1,2}, K. Lee¹, M.S. Parihar¹, J. Lacord³, S. Martinie³, C. Le Royer², J.-Ch. Barbe³,
X. Mescot¹, P. Fonteneau², Ph. Galy², F. Gamiz⁴, C. Navarro⁴, B. Cheng⁵, A. Asenov⁵,
Y. Taur⁶, and S. Cristoloveanu¹

¹Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France

²STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles Cedex, France

³CEA-LETI, Minatec Campus, 38054 Grenoble, France

⁴Univ. of Granada, Spain

⁵Univ. of Glasgow, UK

⁶Univ. of California, San Diego, USA

maryline.bawedin@minatec.grenoble-inp.fr

Abstract— We review the operation mechanisms of the Z^2 -FET underlining its attractiveness as a capacitorless DRAM memory. The main parameters that govern the memory performance are discussed based on systematic experiments and simulations.

Keywords- Z^2 -FET; SOI; band modulation; carrier lifetime.

INTRODUCTION

Band-modulation devices have recently been proposed for sharp switching, ESD protection and memory [1-8]. They are conceptually different from MOSFETs although the same technology, namely FDSOI, is used. The simplest variant is the Z^2 -FET structure which is actually a PIN diode with large gate underlap. It is similar to a TFET, but operated in forward-bias mode. Electrostatic barriers are formed (via gate disposition and biasing) to prevent electron/hole injection into the channel until the gate or drain bias reaches a turn-on value. The front and back gates induce electrostatic doping in the undoped body so the device looks like a P+NPN+ thyristor, although the mechanisms of operation differ. The gate action leads to band modulation along the channel subject to a positive feedback mechanism, able to abruptly switch the device (< 1 mV/decade) from OFF state with low leakage current to ON state with high drive current. The output I-V characteristics exhibit a large hysteresis useful for single-transistor memory (1T-DRAM) applications.

In the first part, we will present experimental results and discuss in detail the device physics, architecture, and processing steps of the Z^2 -FET. The rationale for developing Z^2 -FET, 1T-DRAMs will be presented by referring to the limitations of other types of floating-body memories that rely on the co-existence of electron and holes layers within the body. In ultrathin FDSOI devices, this coexistence is denied by the super-coupling effect. In contrast, the Z^2 -FET is free of super-coupling and operates successfully even in sub-10 nm thick films.

The Z^2 -FET memory is unrivalled in terms of retention time, memory margin and non-destructive reading. Another advantage is the full compatibility with the FDSOI process, without any additional technology module needed. The memory performance will be documented by systematic measurements revealing the roles of gate/anode bias, program and read pulses, temperature and geometrical parameters. We will demonstrate low-voltage operation with ~ 1 V read bias and program bias as low as 0.4 V. These assets make the Z^2 -FET very attractive for high-speed embedded memory applications.

The memory mechanism is rather subtle. It is clarified with numerical simulations that offer guidelines for the development of physics and compact models. We will discuss the avenue for device scaling and optimized operation. Alternative designs for enhanced performance will be presented.

ACKNOWLEDGMENTS

This work is being supported by the European project REMINDER.

REFERENCES

- [1] J. Wan, C. Le Royer, A. Zaslavsky, and S. Cristoloveanu "Progress in Z^2 -FET 1T-DRAM: Retention time, writing modes, selective array operation, and dual bit storage," *Solid State Electron.*, vol. 84, 2013, pp. 147–154.
- [2] Y. Solaro, J. Wan, P. Fonteneau, C. Fenouillet-Beranger, C. Le Royer, A. Zaslavsky, P. Ferrari, and S. Cristoloveanu, " Z^2 -FET: A promising FDSOI device for ESD protection," *Solid State Electron.*, vol. 97, 2014, pp. 23–29.
- [3] J. Wan, A. Zaslavsky, C. Le Royer, and S. Cristoloveanu, "Novel bipolar-enhanced tunneling FET with simulated high on-current," *IEEE Electron Dev. Lett.*, vol. 34, 2013, pp. 24–6.
- [4] A. A. Salman, S. G. Beebe, M. Emam, M. M. Pelella, and D. E. Ioannou, "Field effect diode (FED): A novel device for ESD protection in deep sub-micron SOI technologies," in *Tech. Dig. IEEE Int. Electron Device Meeting (IEDM)*, 2006, pp. 1–4.

- [5] Y. Solaro, P. Fonteneau, C. A. Legrand, C. Fenouillet-Beranger, P. Ferrari, and S. Cristoloveanu, "A sharp-switching device with free surface and buried gates based on band modulation and feedback mechanisms," *Solid-State Electron.*, vol. 116, 2016, pp. 8–11.
- [6] Y. Yang, A. A. Salman, D. E. Ioannou, and S. G. Beebe, "Design and optimization of the SOI field effect diode (FED) for ESD protection," *Solid-State Electron.*, vol. 52, 2008, pp. 1482–1485.
- [7] A. Padilla, C. W. Yeung, C. Shin, C. Hu, and T.-J. K. Liu, "Feedback FET: A novel transistor exhibiting steep switching behavior at low bias voltages," in *Tech. Dig. IEEE Int. Electron Device Meeting (IEDM)*, 2008, pp. 1–4.
- [8] J. Wan, C. Le Royer, A. Zaslavsky, and S. Cristoloveanu, "A compact capacitor-less high speed DRAM using field effect-controlled charge regeneration," *IEEE Electron Device Lett.*, vol. 32, 2012, pp. 179–181.

Feasibility Demonstration of New e-NVM Cells Suitable for Integration at 28nm

S. Kalem¹ and R. Roelofs²

¹BILGEM Informatics and Information Security Research Center, TUBITAK, Gebze, Kocaeli, Turkey
email: seref.kalem@tubitak.gov.tr

²ASM, Kapeldreef 75, Leuven 3001, Belgium email: robin.roelofs@asm.com

Abstract— Abstract— Memory cell selection for 28 nm and beyond and its integration into new eNVM technology have been investigated through atomic layer deposition (ALD) HfO₂ resistive memory devices. Both amorphous and crystalline HfO₂ layers exhibit promising switching characteristics. It was shown that more than 3 times less power is required to activate the memory device fabricated using the amorphous layer. The forming voltages for both of the memory cell are greater than 10 Volt relative to layer thickness. As an alternative potential resistive memory element, SiOx layer formed on n and p type Si wafers exhibited interesting forming features.

Keywords-Resistive RAM; HfO₂; style; e-NVM; 28nm

I. INTRODUCTION (HEADING 1)

In line with the trends in emerging semiconductor manufacturing and application requirements, higher density, low power consumption, high speed and reliable memories are demanded by industry. It is still not clear if the shrink of the e-Flash beyond 28nm node will be technically feasible and cost effective. In this context, in recent years, research in the memory fields has generally converged in the approach of a two terminal memory resistive device located at the cross point of two conductor lines, as phase change memory (PCRAM), metal oxide resistive switching memory (OxRRAM), conductive-bridge memory (CBRAM) or magnetic memories (MRAM). In particular, main advantages of these technologies are the low voltages, fast read/write, good scalability and low cost.

This work is devoted to the exploration of possible alternatives to the standard Flash memory cell. In fact the presence of high-k in the 28 nm logic with the standard Flash device architecture seems to be a serious hurdle to the development of a product with standard FEOL Flash. The reliability of Flash memories integrating high-k materials has to be proved for the stringent requirements of industry such as automotive of smartcard market. Our objective is to define the most suitable embedded non-volatile memory (NVM) cell to be integrated in the quite complex 28nm and below

CMOS platform. It is not possible to anticipate right now, which will be the selected cell, but very likely it will be in the resistive RAM field including OxRAM and PCRAM in this field. To address the best RRAM candidates for the 28nm technology node, MRAM solution can be added. In any of these selections, one should define the main characteristics of the candidate cell, both in terms of process steps and reliability needs. The selection of the cell will require the development of elementary test structures as well as more complex test vehicles at technology nodes. Advanced technology nodes definitely beyond 28nm, for example the development of 14nm and 10nm memory cell structure should be considered under the complexity of the advanced CMOS nodes with the new NVM cell architecture.

II. TECHNOLOGICAL DETAILS

HfO₂ layers grown 300mm Si by Atomic Layer Deposition (ALD) were investigated by optical, structural and electrical measurements of memory devices. The role of defects and their nature are being investigated on test samples. 50nm Pt by e-beam evaporation followed by RTA annealing at 400 oC 30min in nitrogen atmosphere

SiOx cells were fabricated by surface treatment of wafers using HF:HNO₃. Thickness, metalization and annealing dependent forming was observed on SiOx cells on Si. Defects and microstructure have been determined by XRD, Raman and FTIR measurements. Room temperature current-voltage characteristics have been carried out using a semiconductor parameter analyser.

III. RESULTS AND DISCUSSION

Investigation of HfO₂ as candidate memory cell revealed interesting properties. Two sets of wafers were examined with the one having an amorphous phase and the second wafer exhibits orthorhombic and monoclinic phases as evidenced from XRD studies. Localized and phonon modes have been observed and attributed to Hf-O phonons and Si-Cl at 770cm⁻¹ and 520-570cm⁻¹, respectively, where angle of incidence measurements confirm the phonon mode origin of the band at around

760 cm^{-1} shifting to 770 cm^{-1} at 60° incidence. Presence of Chlorine atoms can favor amorphous or polycrystal growth and formation of Si-Cl bonds in hafnia.

The results on switching devices fabricated using 50 nm ALD grown crystalline and amorphous HfO₂ layers of 50nm thick indicate that more than 3 times less power is required to activate the memory device fabricated using the amorphous layer. The forming voltages for both of the memory cells are greater than 10 Volt due to relatively high layer thickness (50 nm). Differences in forming voltages are due to compliance current settings which were resulted in to incomplete forming.

Current-voltage characteristics showing reset currents in SiO_x based resistive device is indicative of forming at initial sweep. I-V characteristics of a SiO_x memory cell on N+Si(100) wafer annealed by RTP at 400°C 30min under N₂ have lower forming voltages. A negative differential resistance effect region is shown following the electroforming process in an untreated SiO_x device. Above max, the resistance starts to increase, which results in a decrease of current. At larger voltages, it starts increasing again due to resistance saturation.

IV. CONCLUSION

Resistive memory cell devices have been investigated as potential candidates for 28 nm technology node. HfO₂ and SiO_x based memory cells both amorphous and crystalline were the subject of studies. ALD deposited amorphous HfO₂ layer exhibited promising switching properties, having more than 3 times less power to activate the memory device which can be the most desired cell structure for 28nm technology. The effect of down-sizing in dimensions and the effect of metallization will certainly enable us to optimize the device characteristics leading to a final decision on the cell selection. As an alternative resistive memory element, SiO_x layer formed on n and p type Si wafers by vapour etching exhibited interesting forming features at relatively low forming energies.





ACKNOWLEDGMENT

This work was supported by PANACHE project ENIAC Nanoelectronics under contract#621217.

REFERENCES

- [1] M. Azzaz, E. Vianello, B. Sklenard, P. Blaise, A. Roule, C. Sabbione, S. Bernasconi, C. Charpin, C.Cagli, E. Jalaguier, S. Jeannot, S. Denorme, P. Candelier, M. Yu, L. Nistor, C. Fenouillet-Beranger, L. Perniola, Endurance/Retention trade off in HfO_x and TaO_x based RRAM, IEEE 8th International Memory Workshop 2016, 10.1109/IMW.2016.7495268
- [2] S. Privitera, G. Bersuker, S. Lombardo, C. Bongiorno and D.C. Gilmer, Conductive filament structure in HfO₂ resistive switching memory device, Solid State Electronics 111, 161, 2015.
- [3] S. Kim, D. Lee, J. Park, S. Jung, W. Lee, J. Shin, J. Woo, G. Choi, and H. Hwang, Defect engineering:reduction effect of H

impurities in HfO₂ based resistive memories, Nanotechnology 23, 2012, 325702.



Impact of carrier lifetime on Z²-FET operation

Mukta Singh Parihar¹, Kyung Hwa Lee¹, Maryline Bawedin¹, Joris Lacord², Sébastien Martinie², Jean-Charles Barbé², Yuan Taur³ and Sorin Cristoloveanu¹

¹Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France

²CEA-LETI, Minatec Campus, 38054 Grenoble, France

³Univ. of California, San Diego, USA

pariharm@minatec.grenoble-inp.fr

Abstract—A systematic study to model and characterize the band-modulation Z²-FET device is developed. Emphasis is given on the effect of carrier lifetime which is the key parameter. It provides guidelines to design Z²-FETs for sharp switching, ESD protection and 1T-DRAM applications. We provide new insights of the relation between carrier generation/recombination and electrostatic barriers.

Keywords—Z²-FET; SOI; band modulation; carrier lifetime.

I. INTRODUCTION

Z²-FET, a partially gated PIN diode, is one amongst the family of sharp-switching devices that has shown excellent applications in ESD protection circuit and 1T-DRAMs [1-2]. Z²-FET works by modifying the forward bias operation of PIN diode and fashioning electrostatic barriers with the help of front-gate voltage (V_{GF}) and back-gate voltage (V_{GB}). The blocking of carrier conduction is only favorable when their diffusion length (controlled by carrier lifetime) is of the order of channel length. Hence, in this work, we evaluate the dependence of Z²-FET device operation on the vital parameter: Carrier lifetime.

II. DEVICE SPECIFICATION AND CHARACTERIZATION

The Z²-FET (Fig. 1) is fabricated with 28 nm FDSOI technology with ultrathin silicon film ($T_{si} = 7$ nm) and thin buried oxide ($T_{BOX} = 25$ nm). Raised epitaxial layer ($T_{epi} = 15$ nm) in anode, cathode and ungated regions reduces the series resistance. Gate length (L_g) and ungated length (L_{int}) of measured/simulated device are 200 nm. Fig. 2 shows typical hysteresis in measured I_A - V_A characteristics for various V_{GF} . Two different states ('1' and '0') correspond to high or low current levels. Width of hysteresis window increases with V_{GF} as a result of progressive shift of turn-on voltage (V_{on}) due to stronger injection barriers created by gates.

III. ROLE OF CARRIER LIFETIME

A. Calibration of transient and DC simulations

Current-based DC simulations are performed with maximum carrier lifetime (τ_{max} in SRH doping dependent model [3]) values of 10^{-10} s, 10^{-9} s, 10^{-8} s and 10^{-7} s. For $\tau_{max} \leq 10^{-9}$ s, an S-shape curve (snapback) with negative

resistance region is achieved (Fig. 3). However, for $\tau_{max} \geq 10^{-9}$ s simulation fails to converge. To test if the non-convergence is a limitation of numerical simulator due to an inappropriate lifetime values, initial very fast transient (10 ns) gate voltages were ramped, followed by a very slow transient (50 s) applied to anode to achieve more realistic approach as in measurements. It resulted in hysteresis which matched well the snapback achieved with the DC simulation for $\tau_{max} \leq 10^{-9}$ s (Fig. 3).

These simulations reveal that the time required for the charge under the gates to reach the steady state is a strong function of carrier lifetime. As shown in Fig. 4, the total charge under the gate after the application of gate pulses, stabilizes at ~ 200 ms for $\tau_{max} = 10^{-10}$ s and around 20 s for $\tau_{max} = 10^{-9}$ s. For $\tau_{max} = 10^{-7}$ s, even after hundreds of seconds, the charge keeps on increasing. Carrier generation is responsible for filling the deeply depleted wells created by the gate pulses. However, for $\tau_{max} = 10^{-7}$ s, it is not possible to saturate the wells and to reach equilibrium. Note that for this lifetime value, the DC simulations fail to converge. On the other hand, the time taken to perform DC measurements is around tens of seconds. It hints that the actual lifetime of Z²-FET cannot be longer than 10^{-8} s.

B. Z²-FET Operation

Based on the previous paragraph, τ_{max} appears to be within 10^{-8} and 10^{-10} s due to the presence of snapback. Z²-FET operation can be suitably simulated and analyzed in details with τ_{max} in above mentioned range. For example, in Fig. 5, the characteristic is simulated with $\tau_{max} = 10^{-10}$ s. Three main regions of operation are identified: (1) OFF state, (2) exponential region and, (3) ON state. In OFF state, the electrostatic barriers created by both gates are maintained beyond the diode turn-on point ($V_A > 0.6$ V). As shown in Fig. 6, potential under the front gate significantly increases with V_A , whereas in the ungated region, the potential variation is limited (~ 0.1 V). At the end of OFF state regime, the potential under the gate reaches its maximum value albeit the hole injection barrier (body/P+ barrier) is lowered to 0.5 V. In exponential state (Fig. 7), the potential at ungated side and electron injection barrier (N+/body barrier) are significantly reduced which is being reflected by current increase with V_A . Current rises sharply at the steep transition point, turning the device ON.

Device behaves like ON state of a PIN diode, leading towards double injection [4]. Fig. 8 relates various potential barriers present in device with V_A . Increase in V_A is mostly endured by center barrier (ϕ_C), which keeps Z²-FET blocked in OFF state (Fig. 9). Once ϕ_C collapses, the voltage available on the injection barriers is increased more than necessary for the device to turn ON. The current increases even if V_A is reduced, which explains the S-shape curves and hysteresis.

IV. CONCLUSION

The work indicates the pivotal role of carrier lifetime in the modeling of Z²-FET and provides guidelines to correctly model and characterize the device. Operation of Z²-FET is chiefly governed by carrier generation to refill the potential wells and by recombination mechanism during well emptying, during reverse scan and ON state. A relatively long lifetime impedes sharp switching capability owing to slow generation of carriers.




Figure 1. Schematic diagram of the measured/simulated device.




Figure 4. Integrated electron density under gate with lifetime of $\tau_{\max} = 10^{-10}$ s, 10^{-9} s and 10^{-7} s (simulation).




Figure 7. Electrostatic potential profile at the center of the device ($y = T_{si}/2$) during exponential and ON states.




Figure 2. Experimental hysteresis in I_A - V_A curves of Z²-FET for different V_{GF} .




Figure 5. Three regions of operation of Z²-FET as shown in I_A - V_A characteristics for $\tau_{\max} = 10^{-10}$ s (transient simulation).




Figure 8. Different electrostatic barriers in Z²-FET: ϕ_K , ϕ_A and ϕ_C .

ACKNOWLEDGMENT

Financial support from EU project REMINDER is appreciated.

REFERENCES

- [1] J. Wan, C. Le Royer, A. Zaslavsky, and S. Cristoloveanu "Progress in Z²-FET 1T-DRAM: Retention time, writing modes, selective array operation, and dual bit storage," Solid State Electron., vol. 84, 2013, pp. 147–154.
- [2] Y. Solaro, J. Wan, P. Fonteneau, C. Fenouillet-Beranger, C. Le Royer, A. Zaslavsky, P. Ferraric and S. Cristoloveanu, "Z²-FET: A promising FDSOI device for ESD protection," Solid State Electron., vol. 97, 2014, pp. 23–29.
- [3] Synopsis Sentaurus TCAD, ver J-2014.09.
- [4] N. Holonyak, "Double Injection Diodes and Related DI Phenomena in Semiconductors," Proceedings of the IRE, vol. 50, 1962, pp. 2421–2428.




Figure 3. Correlation between DC and slow transient I_A - V_A characteristics for lifetime of 10^{-9} s and 10^{-10} s (simulation).




Figure 6. Electrostatic potential profile at the center of the device ($y = T_{si}/2$) during OFF state (simulation).




Figure 9. Dependence of different barriers in Z²-FET on V_A .