# Properties of III-V Nanowires: MOSFETs and TunnelFETs

Lars-Erik Wernersson Electrical and Information Technology, Lund University Box 118, S-22100 Lund, Sweden lars-erik.wernersson@eit.lth.se

*Abstract*—This paper describes the properties and performance status of vertical III-V nanowire transistors. The development of key process modules has advanced the vertical fabrication technology and competitive device performance is reported for InAs MOSFETs and TunnelFETs. Besides the benefits in electrostatic control and the ease in integration on Si substrates, the vertical transistors offers a path towards 3D device integration as demonstrated by the stacked track-andhold circuit where a capacitor is integrated on top of the vertical transistor for area reduction.

Keywords—III-V nanowires; III-V MOSFETs; InAs; InAs//GaSb; TFETs

#### I. INTRODUCTION

The properties of III-V nanowire transistors have shown a dramatic increase in performance that last few years. Part of this improvement is related to the advantageous intrinsic transport properties of III-V materials, but part is also related to the continuous refinement of the processing technologies, what enables the transistor fabrication. The small nanowire volume makes the transistors not only susceptible to surface effects such as scattering, but the structures are also sensitive to contact formation and high-k integration in the non-planar geometry. It is hence essential to address these technological challenges and to establish processing techniques supporting the transistor evolution.

In this paper, we will present an approach to optimize various processing technology modules for vertical III-V nanowires including ohmic contact formation, high-*k* integration, and a gate-last technology. The evaluation and optimization is performed in a vertical process flow, what makes the technology directly compatible with the transistor fabrication. These process modules are used to fabricate vertical MOSFETs and TunnelFETs with competitive performance on Si substrates.

#### II. PROCESSING MODULES

#### A. Ohmic Contact Formation

Transmission line measurements are a well established approach to characterize ohmic contacts to semiconductors. However, the conventional technique applied to lateral structures is hardly applicable for vertical nanowire structures, since it requires that the contact distance can be changed in a systematic way. Spin-coating and other deposition methods typically results in uniform thickness across the wafers, what limits the usefulness of a single step. Recently, spin-coating of hydrogen silsesquioxane (HSQ) and subsequent electron beam exposure has been developed for vertical nanowire structures as a way to control the spacer layer thickness within the structures [1]. It allows for fabrication of layers with a systematic and well-controlled change of the thickness, and hence the contact spacing, on the same sample, what is required for contact evaluation.

The method has been applied to Ni/W/Au contacts to vertical InAs nanowires with a diameter of about 20 nm. The data show that a low specific contact resistance of 0.6  $\Omega\mu m^2$  and a contact transfer length of about 50 nm can be achieved for these vertical structures [2]. The data is encouraging as it suggests that sufficiently low contact resistance can be achieved also for these comparably thin vertical structures.

#### B. High-k Integration on Vertical Nanowires

The integration of high-*k* dielectrics on III-V materials is challenging due to the complex nature of the interface oxides and the thermal instability of the sub-oxides. III-V nanowires naturally consists of a multitude of different facets with corners and edges, what may affect the binding of the oxide to the semiconductor. Furthermore, the nanowires are resistive what affects the measured frequency-dependent capacitance and may easily lead to misinterpretation about the material properties.

The RF-properties of InAs/HfO2 vertical nanowire capacitors were studied for structures with air-bridge finger gates to reduce the parasitic capacitance towards the substrate [3]. Capacitors based on InAs nanowires grown with different growth conditions and with different doping levels were measured to evaluate the influence of the crystal quality and the surface properties on the InAs/HfO2 interface. The data show a  $D_{it}$  minimum around the InAs conduction band edge with minimum levels evaluated to be below  $10^{12} \text{ eV}^{-1} \text{cm}^{-2}$  for samples grown under optimized conditions [4]. Furthermore, doping of the nanowire top segment is found to influence the interface properties on the nanowire side walls, possible due to parasitic growth on the facets. Optimization of the growth conditions was found to be effective in reducing the influence of the doping on the side facets what is critical to reduce the  $D_{it}$ .

# C. Vertical Gate-Last Technology

Processing of the layers in a vertical geometry typically starts with deposition of the bottom layers followed by the subsequent layers towards the top of the device. However, due to the high resistance in thin nanowires and the challenging ohmic contact formation, a self-aligned, gate-last process was developed [5]. In this flow, a sacrificial HSQ-mask is first applied at the bottom of the nanowire while the nanowire top is covered by the ohmic contact. A recess gate is formed by local etching of the nanowire to trim the diameter after removal of the fist mask. The gate stack is then deposited and the gatelength defined by removal of the gate stack on the top of the nanowire. This process allows for multiple gate lengths on the same sample as it is defined by the edge of the top contact that is controlled by the initial HSQ exposure dose.

#### III. APPLICATIONS

#### A. Vertical III-V MOSFETs

The gate-last processing modules developed have been used to fabricate vertical InAs MOSFETs. Transistors ( $L_g$ =190 nm) with  $I_{on}$  of 140 µA/µm for  $I_{off}$ =100 nA/µm have been demonstrated based on a subthreshold swing of 90 mV/dec. The highest transconductance reported for these transistors were  $g_m$ =1.6 mS/µm. Substantial increase in performance is expected as these transistor still are limited by the top contact access resistance, what may be minimized by the optimized ohmic contact scheme described above. These vertical transistors may find applications for CMOS at scaled nodes, where the vertical direction is used to provide more space for gates and separation layers as compared to lateral transistors, what saves power [6]. Evaluation has also shown that these transistors may show competitive performance at millimeter wave frequencies, once the parasitics are controlled [7].

#### B. 3D Device Integration

The vertical nanowire geometry naturally allows for vertical device stacking where individual transistors and other components are connected in the vertical direction. This approach saves space on the substrate although it requires demanding processing as well as layout considerations to identify the best options for the device integration. As a first step towards a 3D device integration scheme, a capacitor was integrated on top of a vertical InAs nanowire MOSFET forming the basis for a track-and-hold circuit [8]. This circuit was selected since it requires quite a large capacitor to match the input in the subsequent circuit blocks. The capacitor was wrapped around the transistor top contact and the functionality of the track-and-hold circuit demonstrated. **Evaluations** showed that 10x capacitor area saving can be achieved for 400 nm long nanowires when places at 100 nm spacing.

### C. III-V TunnelFETs

The possibility to grow nanowire heterostructures offers a wide range of possibilities to design structures suitable for TunnelFET fabrication. For nanowire TunnelFETs, the electrostatic control is essential and hence the diameter needs to be scaled to about 20 nm or below [9]. InAs/GaSb nanowire TunnelFETs have shown very high current levels as the broken band alignment provides little resistance at the heterojunction. However, no subthreshold swing below 60 mV/decade was detected [9]. Adjusting the material composition at the heterojunction to InAs/GaAsSb/GaSb improves the device transfer characteristics to below 60 mV/decade operation [10]. Still, comparably high  $I_{on}=10$  nA/µm was measured at  $V_{ds}=0.3$ V. The data suggest that indeed TunnelFETs with competitive performance can be realized and there is no reason to believe that the performance can not be increased further by improved heterostructure design and enhanced electrostatics.

#### IV. SUMMARY

This work describes the recent advancement in processing technology for vertical III-V nanowire MOSFETs and TunnelFETs, including ohmic contact formation, gate-stack formation, and gate-last processing. These modules are essential for the realization of transistors with competitive performance both for digital and millimeter wave applications.

#### ACKNOWLEDGMENT

This work was supported by the Swedish Foundation for Strategic Research, the Swedish Research Council, and the EU projects INSIGHT (688784) and E2Switch (619509).

#### REFERENCES

- E. Memišević, E. Lind, and L.-E. Wernersson "Thin electron beam defined hydrogen silsesquioxane spacers for vertical nanowire transistors" Jour. Vac. Science and Techn. B 32, 051211 (2014)
- [2] M. Berg, J. Svensson, E. Lind and L.-E. Wernersson "A transmission line method for evaluation of vertical InAs nanowire contacts" Appl. Phys. Lett. 107, 232102 (2015)
- [3] J. Wu, K. Jansson, A. S. Babadi, M. Berg, E. Lind, and L.-E. Wernersson "RF-Characterization of Vertical Wrap-Gated InAs/high-k Nanowire Capacitors" IEEE Trans. Electron Dev., 63, 584 (2016).
- [4] J. Wu, A. S. Babadi, D. Jacobsson, J. Colvin, S. Yngman, R. Timm, E. Lind, and L.-E. Wernersson "Low Trap Density in InAs/High-k Nanowire Gate Stacks with Optimized Growth and Doping Conditions" Nano Lett., 16, 2418 (2016)
- [5] M. Berg, OP Kilpi, KM Persson, J Svensson, M Hellenbrand, E Lind, LE Wernersson, "Electrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on S"i IEEE Electron Device Letters, 37, p. 966, 2016
- [6] D. Yakimets et al., "Vertical GAAFETs for the Ultimate CMOS Scaling" IEEE Trans. Electron Devices, 62, p. 1433, 2015
- [7] K. Jansson, E. Lind, and L.-E. Wernersson "Performance Evaluation of III-V Nanowire Transistors" IEEE Trans. Electron Dev., 59, 2375 (2012)
- [8] J. Wu and L.-E. Wernersson "3-D Integrated Track-and-Hold Circuit Using InAs Nanowire MOSFETs and Capacitors" IEEE Electron Dev. Lett., 37, 851 (2016)
- [9] E. Memisevic, M. Hellenbrand, J. Svensson, E. Lind, L.-E. Wernersson "Scaling of Vertical InAs-GaSb Nanowire Tunneling Field-Effect Transistors on Si" IEEE Electron Dev. Lett., xx, xx (2016)
- [10] E. Memisevic et al, "Vertical InAs/GaAsSb/GaSb Tunneling Field-Effect Transistor on Si with S = 48 mV/decade and Ion = 10  $\mu$ A/ $\mu$ m for Ioff = 1 nA/ $\mu$ m at VDS = 0.3 V" IEEE IEDM, p 19.1, 2016

# Vertically Stacked Lateral Si<sub>80</sub>Ge<sub>20</sub> Nanowires Transistors for 5 nm CMOS Applications

T. Al-Ameri, A. Asenov

School of Engineering, University of Glasgow, Glasgow, G12 8LT, UK t.ali.1@research.gla.ac.uk

*Abstract*— In this work we present a simulation study of Sis<sub>0</sub>Ge<sub>20</sub> vertically stacked lateral nanowires transistors (NWTs) with potential application at 5nm CMOS technology node. Our simulation approach is based numerous simulations techniques in order to capture the complexity of such ultra-scaled device. We have used ensemble Monte Carlo (MC) simulations in order to accurately predict the drive current taking into account the complexity of the carrier transport in the NWTs. We have used also drift-diffusion (DD) simulations with quantum corrections based on Poisson-Schrodinger solution in order to accurately calibrate the density-gradient based DD quantum corrections. Finally we have benchmarked the current in Sis<sub>0</sub>Ge<sub>20</sub> NWTs against Si based NWTs.

Keywords- Nanowire Transistor, TCAD, Monte Carlo.

#### I. INTRODUCTION

Excellent electrostatic integrity offered by gate all around nanowire transistor renders them one of the more prominent candidates for reaching the ultimate CMOS scaling limits. Different from FinFETs, the nanowire transistors have stronger quantum mechanical effects due to the small diameter and the surrounding oxide barrier, which has to be taken into account accurately in simulations [1]. The non-equilibrium transport phenomena including quasi-ballistic effects require predictive Monte Carlo simulations. In addition the tradeoff between performance and leakage currents can be achieved by engineering the device structures. The electron transport properties in (NWTs) could be precisely engineered to reach the industrial target of improving the saturation current by 15% (for each generation) by introducing strain in the channel, and by using various device cross-section geometries and channel orientation. Adopting Si<sub>x</sub>Ge<sub>1-x</sub> alloys as a channel material, can lead to further improvement of the performance of nanowire transistors (NWT). Fig 1 compares the 3D schematic view of the 14nm FenFET and Single, Double, Triple 5nm nanowire transistors (NTWs).

#### II. METHODOLOGY

In this work Monte Carlo (MC) transport simulations with Poisson-Schrödinger (PS) quantum corrections are used as a reference point for a single NWT. We have calibrated our drift-diffusion (DD) simulations to this reference results. A simplified workflow is presented in Fig.2. The (DD) simulations have been employed for studying the performance of multiple channel NWTs in the presence of contact resistance and for studying the statistical variability (SV).



Fig. 1 (right) 3D schematic view of the Fine of Intel 14nm FenFET and Single, Double, Triple 5nm Si nanowire transistors (NTWs) and (left)the scaling target from 14nm technology to 5nm technology.

In the (Poisson-Schrödinger (PS) / Drift-Diffusion (DD)) simulations suitable mobility models are used to represent the vertical and lateral field dependence of the mobility and to allow calibration to the MC results. Previous simulations have shown that for <110> orientation nanowires with elliptical cross section have better electrostatics performance compared to circular, rectangular and circular cross sections. The NWT structure in this work has three elliptical 5nmx7nm lateral nanowires as shown in fig 3. Fig 4 shows the wavefunctions in the fold and four-fold degenerate valley in the 2D cross-section of 5nmx7nm lateral Si NWT (V<sub>G</sub>=0.70V).

#### III. RESULTS AND DISCUSSIONS

Based on the methodology described in the previous section we have compared in Fig. 5 I<sub>D</sub>-V<sub>G</sub> characteristics, 14 nm FinFET [4] with a single Si-NWT simulated in this work. Also those results are compared to the target drive current (1.58 mA/ $\mu$ m) for the 5 nm CMOS. From the results presented in Fig. 5 is clear that saturation current for single Si nanowire transistor is higher in comparison to 14nm FinFET. This conclusion is valid for both high and low drain biases. More importantly, Fig. 5 reveals that even though that the single NWT has better drive current the value of the I<sub>sat</sub> is significantly lower in comparison to our target value of 1.58 mA/ $\mu$ m at 5nm CMOS technology node both for low (5mV) and high (0.7V) drain biases.



Fig2: The simulation tool calibration flow chart



Fig 3- 3D schematic view a vertical stacked lateral (NWTs) and material information. (left) The doping profile of the single lateral NWT.



Fig. 4 Wavefunctions in the fold and four-fold degenerate valley in the 2D cross-section of a circular Si NWT ( $V_G=0.70V$ ).



Fig. 5 I<sub>D</sub>-V<sub>G</sub> curve compares the experimental performance of Intel 14nm FinFET with the 5nm silicon Nanowire (MC simulations). Dashed lines correspond to high drain voltage  $V_D$ =0.7V, while the solid lines are for low drain voltage  $V_D=0.05V$ . The gate length of NWT is 12 nm.



Fig. 6 I<sub>D</sub>-V<sub>G</sub> curve compares results for 5nm silicon Nanowire transistor with a single channel at four different channel stains (MC simulations). Dashed lines correspond to high drain voltage V<sub>D</sub>=0.7V, while the solid lines are for low drain voltage VD=0.05V. The gate length is 12



Fig. 7 ID-VG curve compares results for 5nm x7nm Si80Ge20 vertically stack three lateral NWT transistor PMOS and N-MOS (without strain). Dashed lines correspond to high drain voltage V<sub>D</sub>=0.7V, while the solid lines are for low drain voltage  $V_D$ =0.05V. The gate length is 12nm

A possible option to improve the I<sub>sat</sub> current is to introduce stain in the channel. Simulation of the Id-Vg characteristics of a single NWT with four different strain values is presented in Fig. 6. It is clear that introducing channel strain indeed improves the Isat value but still the target drive current cannot be reached even at 2.0 GPa stain. Another option to improve Isat is to introduce vertically stacked lateral NWTs as one device [3]. Introducing multiple channels is technologically challenging but possible. Although, the vertical stacking of three lateral Si NWT is a satisfactory to exceeds the industrial targets in term of saturation current for N-MOS, P-MOS suffers from low hole mobility. One possibility is to replace the Si channel with Si<sub>80</sub>Ge<sub>20</sub>. Fig. 7 shows I<sub>D</sub>-V<sub>G</sub> characteristics for 5nmx7nm Si channel and Si<sub>80</sub>Ge<sub>20</sub> channel for PMOS and NMOS NWT with three lateral channels. Clearly the inclusion of SiGe can help to achieve the performance target at 5nm CMOS.

#### REFERENCES

- A. Asenov et al, IEEE Design (ISQED), 2016. [1] International Symposium on Quality Electronic [2] et al., IEEE Transactions on Electronic devices, p. 3229-
- Y.Wang e 3236,2015. H Mertens et al. IEEE Symposium on VI SI Technology 2016
- [3] [4] S. Natarajan et al., IEEE International Electron Devices Meeting, 2014.

# Static and LF noise characterization of ultra-thin body InAs MOSFETs

T.A. Karatsori<sup>1,3</sup>, M. Pastorek<sup>2</sup>, C.G Theodorou<sup>1</sup>, A. Fadjie<sup>2</sup>, N. Wichmann<sup>2</sup>, L. Desplanque<sup>2</sup>, X. Wallart<sup>2</sup>, S. Bollaert<sup>2</sup>, C.A. Dimitriadis<sup>3</sup>, G. Ghibaudo<sup>1</sup>

1) IMEP-LAHC, Minatec, BP257, 38016 Grenoble, France, 2) IEMN, University of Science and Technology, Lille,

France, 3) Department of Physics, Aristotle University of Thessaloniki, Greece

e-mail : theano.karatsori@imep.grenoble-inp.fr

Abstract—A complete static and low frequency noise characterization of ultra-thin body InAs MOSFETs is presented. Characterization techniques established for Si MOSFETs are applied in order to extract the electrical parameters and study the behavior of these research grade devices.

Keywords-Electrical characterization, III-V materials, InAs MOSFETs, Low-Frequency Noise, Random Telegraph Noise

#### I. INTRODUCTION

The necessity of pursuing Moore's Law while surpassing the limitations of Silicon, led to the study of new materials and processes for metal oxide semiconductor transistors. For example, III-V materials like InAs and InGaAs are widely regarded as leading candidates for increased drive current digital applications. The accurate determination of the electrical parameters in such novel devices is essential for understanding their physical properties. In this context, the goal of the paper is to apply characterization techniques that are already established for Si MOSFETs in order to study the behavior of ultra thin body InAs MOSFETs.

#### II. EXPERIMENTAL DETAILS

The devices measured in this work are ultra thin body (UTB) InAs MOSFET transistors with MBE selectively raised InAs n+ Source/Drain (S/D) contacts on lattice mismatched InP/InAs/InGaAs/InAlAs/InP epi-layer [1]. The high k gate stack is composed of  $Al_2O_3$  (2 nm) and HfO<sub>2</sub> (2 nm). The capacitance equivalent thickness of the structure (CET) is around 1.7 nm. The channel length L varies from 1  $\mu$ m down to 0.025  $\mu$ m while the channel width W is fixed at 3  $\mu$ m. Drain current measurements in the linear region (V<sub>D</sub> = 30mV) were performed with Agilent B1500 Semiconductor Device Analyzer, whereas the drain current noise was measured using the Agilent B1530 Waveform Generator Unit.

# III. RESULTS AND DISCUSSION

# A. Parameter Extraction

Typical  $I_d$ - $V_g$  characteristics at  $V_d = 30$  mV are presented in Fig. 1 both in linear and logarithmic scale for different gate lengths. In order to extract the device

parameters, we applied the Y-Function method (Eq. 1) in strong inversion for several gate lengths (see Fig. 2) [2].

In a previous work, it has been shown that the Lambert-W (LW) function can describe very well the inversion charge Q<sub>i</sub> (Eqs. 2-4) from weak to strong inversion [3].  $V_d$  is the drain voltage,  $\mu_{eff}$  the effective mobility, and  $\theta_1$ ,  $\theta_2$  the mobility attenuation factors. Indeed, we applied the methodology described in [3] to verify the applicability of this method in these experimental level devices. Impressively, as shown in Fig. 1, using the best fit parameters we managed to have a very good agreement between the experimental and the modeled  $I_d(V_g)$  curves from weak to strong inversion. As can be seen in Fig. 3, the threshold voltage V<sub>t</sub> and low-field mobility  $\mu_0$  values extracted from LW lie close enough to those obtained from Y-function, yet being reasonably unequal, concerning the fundamental differences of the two methods. The ideality factor obtained from the LW function methodology is in very good agreement with the one directly deduced from the maximum sub-threshold slope (see Fig. 4). The fast interface trap density can be deduced from the ideality factor as  $N_{it} = C_{ox}/q.(n-1)$ , providing values in the range  $3-6.10^{13}$  /eVcm<sup>2</sup>. Additionally, from the  $\theta_1$ -G<sub>m</sub> slope we found the series resistance equal to  $R_{SD} \approx 310 \ \Omega \cdot \mu m$ , which is a reasonably good value for such UTB III-V devices.

#### B. Low-frequency Noise characterization

Fig. 5 shows the measured normalized drain current power spectral density at f = 2 Hz, where the spectrum is 1/f-like, for all the different channel lengths. This noise trend typically indicates carrier trapping/de-trapping in gate oxide defects near the oxide/semiconductor interface, leading to carrier number fluctuations (CNF) and correlated mobility fluctuations (CMF) [4]. Indeed, as shown in Fig. 6, the CNF/CMF model (Eqs. 5-7) can well describe the LFN for the devices under study. Svfb is the flat-band voltage power spectral density,  $\lambda$  the dielectric tunneling constant ( $\approx 0.1$ nm), kT the thermal voltage, f the frequency, N<sub>st</sub> the slow oxide trap areal density,  $\alpha_{sc}$  the Coulomb scattering coefficient,  $\mu_{eff}$  the effective mobility, Cox the oxide capacitance per unit area and  $\Omega$  the CMF coefficient. By fitting the noise results with the CNF/CMF model, we extracted the oxide trap density  $N_{st} \approx 2 \cdot 10^{13}$  /cm<sup>2</sup>/eV, in line with the fast trap density obtained from subthreshold slope. The Coulomb scattering coefficient was found to be  $\alpha_{sc} \approx 4 \cdot 10^3 \text{ V} \cdot \text{s/C}$ , a typical value for good quality semiconductors. Moreover,

in small length devices such as  $L = 0.05 \mu m$ , highamplitude Random Telegraph Noise was also observed (see Fig. 7), originating from individual traps within the gate oxide.

#### CONCLUSION IV.

A complete static and LF noise characterization of UTB InAs MOSFETs has been performed. The electrical parameters of these research grade devices were investigated, demonstrating high mobility for the long channel devices. The lower values of  $\mu_0$  corresponding to short channel transistors and the high interface trap density reveal that further process optimization of these transistors is required.

#### ACKNOWLEDGMENT

This work has been partly supported by the ANR MOSINAS project. (ANR-13-NANO-0001)

#### REFERENCES

- [1] M. Pastorek et al., "Ultra thin body InAs MOSFET with selectively raised InAs n+ S/D contacts," Workshop on Compound Semiconductor Devices and Integrated Circuits held in Europe (WOCSDICE), Aveiro (Portugal), June 2016.
- [2] G. Ghibaudo, "New method for the extraction of MOSFET parameters", Electronics Letters, vol. 24, 1988, pp.543-545.
- T.A. Karatsori et al., "Full gate voltage range Lambert-function [3] based methodology for FDSOI MOSFET parameter extraction,' Solid State Electronics, vol. 111, Sept. 2015, pp.123-8.
- G. Ghibaudo et al, "Improved analysis of low frequency noise in [4] field-effect MOS transistors", Phys. Stat. Solidi (a), vol 124, 1991, pp. 571-576.

$$Y = \frac{I_d}{\sqrt{g_m}} \qquad (1) \quad I_d = \frac{W}{L} \mu_{eff} \mathcal{Q}_i V_D (2) \qquad \mathcal{Q}_i (V_g) = C_{ox} \cdot \frac{nkT}{q} \cdot LW \left( e^{\frac{q \cdot (V_g - V_i)}{nkT}} \right) (3) \qquad \mu_{eff} = \frac{\mu_0}{1 + \theta_i \frac{Q_i}{C_{ox}} + \theta_2 \left( \frac{Q_i}{C_{ox}} \right)^2} \quad (4)$$
$$\frac{S_{Id}}{I_d^2} = \frac{g_m}{I_d^2} S_{Vfb} \left( 1 + \Omega \frac{I_d}{g_m} \right)^2 \quad (5) \quad S_{Vfb} = \frac{q^2 k T N_{st}}{W L C_{ox}^2} \quad (6) \quad \Omega = \alpha_{sc} \mu_{eff} C_{ox} \quad (7)$$





Y-Vg characteristics for UTB

Figure 1. Experimental (symbols) and LW-fitted (lines) transfer characteristics for UTB InAs n-MOSFETS.



10





Figure 5. Normalized drain current noise as a function of the normalised drain current for different channel lengths.



Figure 2

InAs n-MOSFETS.



Drain Current,  $I_{d}(A)$ 

10

10

Figure 7. Example of RTN measurement for  $L = 0.05 \mu m$  and  $V_g = 40$ mV.

# Analysis of the transistor efficiency of Gas Phase Zn Diffusion In<sub>0.53</sub>Ga<sub>0.47</sub>As nTFETs at different temperatures

C. C. M. Bordallo<sup>1,2</sup>, J. A. Martino<sup>1</sup>, P. G. D. Agopian<sup>1,3</sup>, A. Alian<sup>2</sup>, Y. Mols<sup>2</sup>, R. Rooyackers<sup>2</sup>, A. Vandooren<sup>2</sup>, A. Verhulst<sup>2</sup>, E. Simoen<sup>2</sup>, C. Claeys<sup>2,4</sup>, N. Collaert<sup>2</sup>

<sup>1</sup>LSI/PSI/USP, University of Sao Paulo, Brazil

<sup>2</sup>Imec, Leuven, Belgium,

<sup>3</sup>São Paulo State University (UNESP), Campus of São João da Boa Vista, Brazil

<sup>4</sup>E.E. Dept., KU Leuven, Belgium

E-mail: caiobordallo@gmail.com

#### Abstract

In this work, the influence of the temperature and the different equivalent oxide thickness (EOT) of In0.53Ga0.47As nTFETs fabricated with gas phase Zn diffusion is analyzed. The different devices have in their gates stacks 3 nm of HfO<sub>2</sub> (with an EOT of 1 nm) or 2 nm of  $HfO_2$  (with an EOT of 0.8 nm). The use of  $% 10^{-1}$  an EOT of 0.8 nm increases the band-to-band tunneling generation and also improves the subthreshold region characteristics, presenting a sub 60 mV/dec minimum subthreshold swing (56 mV/dec) at room temperature, resulting in better efficiency in weak conduction. Considering the temperature influence, the on-state current is less affected than the off-state current due to the band-to-band tunneling mechanism. In the subthreshold region the temperature decrease, which strongly reduces the off-state current, allows the band-to-band tunneling current to be more dominant, resulting in a better subthreshold swing and, consequently, a better transistor efficiency in the weak conduction regime. The opposite behavior occurs when heating the devices, reducing the influence of the band-to-band tunneling in the subthreshold region, degrading both the subthreshold swing and transistor efficiency in the weak conduction regime. In the strong conduction regime, the transistor follows the transconductance tendency, increasing for higher temperatures.

#### Introduction

Tunnel Field Effect transistors (TFET) are gated p-i-n diodes, where the main carrier injection mechanism is Band-to-Band Tunneling (BTBT) [1]. For low power/low voltage applications, TFETs are promising alternatives due to the subthreshold swing (SS) that can be lower than the theoretical limit of the conventional MOSFET (60 mV/dec) [2-4], as already demonstrated in [5].

One disadvantage of the Si TFETs is the low on-state current (I<sub>ON</sub>) caused by the large and indirect bandgap (E<sub>G</sub>). The use of different materials with lower E<sub>G</sub>, as Si<sub>X</sub>Ge<sub>1-X</sub> alloys [6-9] and III-V materials [10,11] to enhance I<sub>ON</sub> is widely studied .

Although TFETs were designed to boost the switching characteristics for low power, they also show good potential for analog applications [12-19].

Temperature analysis of TFETs , is helpful in order to understand the impact of the different conduction mechanisms on parameters, like, in the case of this work, the transistor efficiency (gm/I<sub>DS</sub>), which is an important analog parameter. In this work, the influence of the temperature and the different equivalent oxide thickness (EOT) of In<sub>0.53</sub>Ga<sub>0.47</sub>As nTFETs fabricated with gas phase Zn diffusion is analyzed experimentally on the subthreshold swing, the activation energy of I<sub>ON</sub> and the transistor efficiency .

#### **Device Characteristics**

The devices used in this work are n-type In<sub>0.53</sub>Ga<sub>0.47</sub>As homojunction TFETs fabricated in imec, Belgium, using Zn gas phase diffusion in the source. These devices are based on the original approach from the University of Tokyo [11,20] using spin-on-glass (SOG) diffusion, further optimized by Alian et al. in [21] using solidsource diffusion, and in [22] using gas phase diffusion. The schematic representation of the used In<sub>0.53</sub>Ga<sub>0.47</sub>As devices is shown in figure 1.

Two different splits were analyzed, with a gate stack composed of 3

nm or 2 nm of HfO<sub>2</sub> on top of 1nm of Al<sub>2</sub>O<sub>3</sub>, with TiN as the metal gate. The devices with 3 nm of HfO<sub>2</sub> present an equivalent oxide thickness (EOT) of 1 nm and the devices with 2 nm present an EOT of 0.8 nm. The P++ source is doped with Zn using gas phase diffusion and the drain is doped with Si (N++). More details about the process can be found in [22].



Fig.1-Schematic cross section of the In<sub>0.53</sub>Ga<sub>0.47</sub>As nTFET.

#### **Experimental Results and Discussion**

The experimental normalized drain current ( $I_{DS}/W$ ) as a function of the gate voltage ( $V_{GS}$ ) for both studied EOTs at different temperatures is presented in figure 2. From this figure, it is possible to observe that the temperature, for both devices, affects more the off-state current ( $I_{OFF}$ ) than  $I_{ON}$ .



Fig.2–Experimental  $I_{DS}$  vs  $V_{GS}$  at different temperatures of  $In_{0.53}Ga_{0.47}As$  nTFETs with EOT of 0.8 nm and 1.0 nm, respectively.

This behavior can be explained by the current components of I<sub>OFF</sub>. I<sub>OFF</sub> is mainly composed by trap-assisted-tunneling (TAT) and Shockley-Read-Hall generation (SRH), which, according to Eqs (1) and (2) exhibit a thermally activated temperature dependence, much stronger than for BTBT [23], which is the dominant conduction mechanism of I<sub>ON</sub>. Because of this I<sub>OFF</sub> presents a higher dependence on temperature than I<sub>ON</sub>. According to Eq. (3), the lower temperature dependence of the BTBT mechanism is mainly caused by the bandgap reduction with the temperature [24-26]. In contrast to MOSFETs, both I<sub>OFF</sub> and I<sub>ON</sub> of TFETs increase with higher T.

$$J_{SRH} \cong C1_{SRH}.e^{\left(-\frac{E_g}{2} + (E_d - E_i)\right)}$$
(1)

$$J_{TAT} \cong C1_{TAT} \cdot e^{\left(-\frac{\frac{Lg}{2} + (E_d - E_i)}{k.T}\right)}$$
(2)

$$J_{BTBT} \cong \frac{C \mathbf{1}_{BTBT}}{E_q} \cdot e^{\left(-C \mathbf{2}_{BTBT} \cdot \frac{E_g^{3/2}}{\xi}\right)}$$
(3)

where J is the current density,  $C1_{SRH}$ ,  $C1_{TAT}$  and  $C1_{BTBT}$  are pre-exponential constants for the simplification of the expressions,  $E_g$  is the bandgap,  $E_d$  is the defect energy level,  $E_i$  is the intrinsic energy level, k is the Boltzmann constant,  $\xi$  is the total electric field and  $C2_{BTBT}$  is an exponential constant for the  $J_{BTBT}$  simplification.

Analyzing the effect of the EOT reduction, one can observe an increase of the control of the current, notably in the subthreshold region, due to the increase of the electrostatic control of the gate over the channel. This behavior can also be observed in the activation energy ( $E_a$ ), presented in figure 3. In this figure it is possible to note that, besides that all devices suffer from a high series resistance, which tends to reduce  $E_a$  the activation energy is lower for the low EOT device, which indicates that it is more in the BTBT regime, due to the better coupling.



Fig.3–Experimental  $E_a$  vs  $V_{GS}$  at different temperatures of  $In_{0.53}Ga_{0.47}As$  nTFETs with EOT of 0.8 nm and 1.0 nm, respectively.

The better electrostatic coupling can be also observed in the subthreshold swing (SS) curve (figure 4). It is noticeable that the minimum SS (SSmin) in the 2 nm HfO<sub>2</sub> device is lower for all temperatures, which is caused by a better electrostatic coupling. One observes that at room temperature the SSmin of the 2 nm of HfO<sub>2</sub> device is 56 mV/dec, while the 3 .nm device reaches 60 mV/dec. For lower temperatures, as IoFF is reduced, the BTBT is dominant for lower V<sub>GS</sub> values, where SS is lower, resulting in a reduction of the SSmin. On the other hand, when increasing the temperature, IoFF is increased, suppressing BTBT for low V<sub>GS</sub> and degrading SSmin.



**Fig.4**—Experimental SSmin vs temperature of  $In_{0.53}Ga_{0.47}As$  nTFETs with EOT of 0.8 nm and 1.0 nm, respectively.

One of the most important analog parameters is the transistor efficiency (gm/I<sub>DS</sub>). The gm/I<sub>DS</sub> curve can be analyzed in two different regions, one in strong conduction and the other in weak conduction. In the weak conduction region, the efficiency is inversely related to the SS. At lower temperatures the SSmin is improved, consequently increasing the transistor efficiency, however the SSmin degradation at high temperatures causes a decrease of the efficiency. In the strong conduction region, the transconductance is the dominant factor. In this region, which can be better seen in the inset of figure 5, the opposite behavior can be observed. At lower temperature the transconductance is reduced, causing a degradation of the efficiency. At higher temperatures the transconductance is increased, due to the improvement of the tunneling mechanism, boosting the transistor efficiency.



Fig.5–Experimental  $gm/I_{DS}$  vs  $I_{DS}/W$  at different temperatures of  $In_{0.53}Ga_{0.47}As$  nTFETs with EOT of 0.8 nm and 1.0 nm, respectively.

#### Conclusions

In this work, the analysis of the analog transistor efficiency of  $In_{0.53}Ga_{0.47}As$  nTFETs fabricated with gas phase Zn diffusion at different temperatures is performed for the first time. Two different splits were analyzed, one with 1.0 nm of EOT and the other with 0.8 nm. The device with 0.8 nm of EOT presented better electrostatic coupling, which improves the subthreshold region and the BTBT generation.

The temperature has a higher influence on I<sub>OFF</sub> than on I<sub>ON</sub> due to the low temperature influence on the BTBT conduction mechanism (I<sub>ON</sub>). The main temperature influence on the subthreshold region is the I<sub>OFF</sub> suppression or increase, which allows the BTBT to be more or less dominant in the subthreshold region. This behavior reduces (improves) the SSmin for lower temperatures and increases (degrades) SSmin for higher temperatures. This behavior is also reflected in the transistor efficiency for the weak conduction regime, which is inversely related to the SS. In the strong conduction regime the transistor follows the transconductance tendency, increasing for higher temperatures.

#### Acknowledgment

The authors would like to thank CAPES, FAPESP and CNPq for the financial support. Part of the work has been performed under CNPq Brazil – FWO Flanders collaboration and was supported by the imec's Logic Device Program and its core partners.

#### References

- [1] W. Reddick et al., Appl. Phys. Lett., 67, 494-496 (1995).
- [2] M Kim et al., Techn, Dig. IEDM, 331-334 (2014).
- [3] T. Krishnamohan et al., Techn, Dig. IEDM, 947-950 (2008).
- [4] W. Choy et al., IEEE Elec. Dev. Letters, 28, no 8, 743-745, (2007).
- [5] H. Lu el al., IEEE Joun. Elec. Dev. Soc., 2, no 4, 44-49 (2014).
- [6] A. Verhulst et al., J. Appl. Phys., 104(6), 064514 (2008).
- [7] D. Leonelli et al., Solid-State Electronics, 65-66, 28-32 (2011).
- [8] A. Vandooren et al., Solid-State Electronics, 83, 50 (2013).
- [9] M. Schmidt et al., IEEE Elec. Dev. Lett., 35, no 7, 669-702 (2014).
- [10] D. Verreck et al., IEEE Elec. Dev. Lett., 37, no. 3, 337-340 (2016).
- [11] S. Takagi et al., Proc. E3S Symposium, (2015).
- [12] P. Agopian, IEEE TED, 62, 16-22 (2015).
- [13] M. Martino et al., Solid-State Electronics, 112, 51-55 (2015).
- [14] A. Mallik et al., IEEE TED, 59, no 4, 888-894 (2012).
- [15] P. Agopian et al., Proc. IEEE S3S Conference, (2013).
- [16] P. Agopian et al., IEEE TED, 60, 2493-2497 (2013).
- [17] P. Agopian et al., Proc. EuroSOI-ULIS, 13-15 (2015).
- [18] C. Bordallo el al., IEEE TED, 63, no 7, 2930-2935 (2016).
- [19] Q. Zhao et al., IEEE Joun. Elec. Dev. Soc., 3, no 3, 103-114 (2015).
- [20] M. Noguchi et al., J. Appl. Phys., 118, 045712, (2015).
- [21] A. Alian et al., Techn. Dig. IEDM, 823–826 (2015).
- [22] A. Alian et al., Appl. Phys. Lett., 109, 243502 (2016).
- [23] C. Bordallo et al., Semicond. Sci. Technol., 31, 124001 (2016).
- [24] R. N. Hall, Phys. Rev., 87, 387 (1952).
- [25] A. G. Chynoweth et al., Phys. Rev., 121, 684-694 (1961).
- [26] G. A. M. Hurkx et al., IEEE TED, 39, no 2, 331-338 (1992).